

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE



In re application of:
Burns *et al.*
Appl. No.: 10/647,472
Filed: August 26, 2003

**For: Process Monitor for Monitoring
An Integrated Circuit Chip**

Confirmation No.: 2309
Art Unit: 2829
Examiner: *To Be Assigned*
Atty. Docket: 1875.3770001

Letter to PTO Draftsman: Submission of Formal Drawings

Commissioner for Patents
PO Box 1450
Alexandria, VA 22313-1450

Sir:


Submitted herewith are nine sheets of formal drawings with Figures 1, 1A, 2, 2A, 2B, 3, 4, 5, 6, 7, 8, 9, and 10, corresponding to the informal drawings submitted with the above-captioned application. Identification of the drawings is provided in accordance with 37 C.F.R. § 1.84(c). Acknowledgment of the receipt, approval, and entry of these formal drawings into this application is respectfully requested.

It is not believed that an extension of time is required, other than any already provided herewith. However, if an extension of time is needed to prevent abandonment of the application, then such extension of time is hereby petitioned.

The U.S. Patent and Trademark Office is hereby authorized to charge any fee deficiency, or credit any overpayment, to our Deposit Account No. 19-0036.

Respectfully submitted,

STERNE, KESSLER, GOLDSTEIN & FOX P.L.L.C.


Patrick E. Garrett
Attorney for Applicants
Registration No. 39,987

Date: 1/16/04

1100 New York Avenue, N.W.
Washington, D.C. 20005-3934
(202) 371-2600

220101